

U.S. PATENT APPLICATION

Inventor(s): Takahisa KURAHASHI
 Hiroyuki HOSOBA
 Hiroshi NAKATSU
 Tetsurou MURAKAMI
 Shouichi OHYAMA

Invention: SEMICONDUCTOR LIGHT-EMITTING DEVICE AND MANUFACTURING
 METHOD THEREFOR

09778045.0250704

*NIXON & VANDERHYE P.C.
ATTORNEYS AT LAW
1100 NORTH GLEBE ROAD
8TH FLOOR
ARLINGTON, VIRGINIA 22201-4714
(703) 816-4000
Facsimile (703) 816-4100*

SPECIFICATION

SEMICONDUCTOR LIGHT-EMITTING DEVICE AND
MANUFACTURING METHOD THEREFOR

5 BACKGROUND OF THE INVENTION

The present invention relates to a semiconductor light-emitting device to be used for transmission (in particular, for IEEE 1394), display and the like.

10 In recent years, semiconductor light-emitting devices have been widely used for optical communications, information display panels and the like. These semiconductor light-emitting devices, for which high luminous efficiency and besides, for optical communications use, high response speed are of importance, have been 15 vigorously developed in these years.

Recently, plastic optical fibers have begun to be used for communications of shorter distances. Since these plastic optical fibers have low loss at a wavelength region of 650 nm, there have been developed fast response LEDs 20 (Light-Emitting Diodes) having, as a light-emitting layer, an AlGaInP based semiconductor material capable of high-efficiency light emission at this wavelength region.

On the other hand, as one of the means for improving the response and luminous efficiency of normal 25 plane emission type LEDs, it has been practiced to

5 fabricate the light-emitting layer into a quantum well structure. Further, as a means for improving the light takeout efficiency, it has been practiced to provide a DBR (Distributed Bragg Reflector) having high reflectance between the light-emitting layer and a GaAs substrate.

10 However, in the plane emission type LED with the DBR provided under the light-emitting layer, given a light-emitting layer which is a quantum well active layer, the light-emitting layer is so thin as about 10 nm that light reflected from the DBR would not be well absorbed by the light-emitting layer but be radiated outside the LED. As a result, the characteristic of the DBR that the wavelength of perpendicularly reflected light is longer than the wavelength of obliquely reflected light is reflected on the 15 LED, causing the emission wavelength of the LED to have a radiation angle dependence, which is generally about 0.2 - 0.3 nm/deg. However, even such a level of radiation angle dependence, with the LED used for display, would result in a problem that color changes occur depending on the angle 20 of view.

With the LED used as a light source for communications, when the LED chip is fabricated so as to have a light-emission wavelength peak at, for example, the wavelength region of 650 nm at which plastic optical fibers connected perpendicularly have low loss, then there would 25

09778045, 0920701

occur a problem that obliquely directed outgoing light have a peak wavelength shorter than 650 nm so as to be unusable.

SUMMARY OF THE INVENTION

5 Therefore, an object of the present invention is to provide a semiconductor light-emitting device which can reduce the radiation angle dependence of emission wavelength by providing a means that multi-directionally scatters light emitted from the light-emitting layer of the semiconductor light-emitting device and put out from the surface, as well as to provide a manufacturing method which allows this semiconductor light-emitting device to be manufactured simply.

15 In order to achieve the above object, there is provided a semiconductor light-emitting device having a DBR (Distributed Bragg Reflector) and a light-emitting layer formed on a GaAs substrate, the DBR being located between the GaAs substrate and the light-emitting layer, in which light directed from the light-emitting layer toward a top 20 surface has a radiation angle dependence, the semiconductor light-emitting device further comprising:

25 a semiconductor layer having a number of layers of 1 or more is formed on the light-emitting layer, a top surface of the semiconductor layer being a roughened surface.

In this semiconductor light-emitting device, since the surface of the semiconductor light-emitting device is a roughened surface as illustrated in Fig. 1B, light emitted from the light-emitting layer and going outside from the surface of the semiconductor light-emitting device is scattered in multiple directions, thus allowing a reduction in the radiation angle dependence of emission wavelength of the semiconductor light-emitting device, compared with the case in which the surface is a flat surface as illustrated in Fig. 1A. Generally, in semiconductor light-emitting devices having a DBR between light-emitting layer and substrate, there occurs interference between light put out from the light-emitting layer and light reflected by the DBR, or between light reflected by the DBR and light reflected by the device surface or light re-reflected by the DBR, giving rise to ripples in the emission spectrum as shown in Fig. 24. In the semiconductor light-emitting device described above, on the other hand, since the surface of the semiconductor layer formed on the light-emitting layer is a roughened surface, the outgoing light is scattered by this roughened surface, so that the ripples are reduced, resulting in a averaged, smoothed spectrum distribution as shown in Fig. 25. Therefore, in this semiconductor light-emitting

device, variations in device characteristics such as peak wavelength and emission half-value width can be reduced.

In one embodiment of the present invention, the light-emitting layer to be formed on the GaAs substrate is a single layer or a plurality of layers made of $Al_yGa_zIn_{1-y-z}P$ ($0 \leq y \leq 1$, $0 \leq z \leq 1$).

In this semiconductor light-emitting device, since the light-emitting layer is a single layer or a plurality of layers made of $Al_yGa_zIn_{1-y-z}P$ ($0 \leq y \leq 1$, $0 \leq z \leq 1$), light emission having a peak wavelength of 560 nm - 660 nm or so can be achieved.

In one embodiment of the present invention, the semiconductor layer whose top surface is a roughened surface is made of $Al_xGa_{1-x}As$ ($0 \leq x \leq 1$).

In this semiconductor light-emitting device, since the semiconductor layer whose top surface is to be formed into a roughened surface during the manufacture is made of $Al_xGa_{1-x}As$ ($0 \leq x \leq 1$), etching is facilitated as compared with the case in which other materials are used for this semiconductor layer.

In one embodiment of the present invention, the semiconductor layer made of $Al_xGa_{1-x}As$ ($0 \leq x \leq 1$) is transparent to an emission wavelength.

In this semiconductor light-emitting device, since the semiconductor layer made of $Al_xGa_{1-x}As$ ($0 \leq x \leq 1$),

which is the top layer, is transparent to the emission wavelength, the outgoing light is less likely to be absorbed, so that a large optical output can be obtained.

In one embodiment of the present invention, the 5 semiconductor layer made of $\text{Al}_x\text{Ga}_{1-x}\text{As}$ ($0 \leq x \leq 1$) has an Al mixed crystal ratio x of 0.5 - 0.8.

When the Al mixed crystal ratio x of $\text{Al}_x\text{Ga}_{1-x}\text{As}$ ($0 \leq x \leq 1$), which is the material of the semiconductor layer, is less than 0.5, the transparency of the semiconductor 10 layer is lowered, so that enough optical output cannot be obtained. On the other hand, when the Al mixed crystal ratio is not less than 0.8, there occurs some problem to the moisture resistance of the semiconductor layer due to Al oxide. However, this semiconductor light-emitting 15 device is free from the problems of optical output insufficiency and moisture resistance reduction by virtue of the Al mixed crystal ratio x of $\text{Al}_x\text{Ga}_{1-x}\text{As}$ ($0 \leq x \leq 1$) being set to 0.5 - 0.8.

In one embodiment of the present invention, the 20 semiconductor device further comprises an $\text{Al}_y\text{Ga}_z\text{In}_{1-y-z}\text{P}$ ($0 \leq y \leq 1$, $0 \leq z \leq 1$) layer for diffusing a current injected from an electrode provided on a light takeout side, the $\text{Al}_y\text{Ga}_z\text{In}_{1-y-z}\text{P}$ layer being provided between the semiconductor layer made of $\text{Al}_x\text{Ga}_{1-x}\text{As}$ ($0 \leq x \leq 1$) and the light-emitting layer.

09773045.026704

In this semiconductor light-emitting device, since the semiconductor layer whose top surface is to be formed into a roughened surface during the manufacture is made of $Al_xGa_{1-x}As$ ($0 \leq x \leq 1$), etching is facilitated as compared with the case in which other materials are used for this semiconductor layer. Besides, since the current diffusion layer made of $Al_yGa_zIn_{1-y-z}P$ ($0 \leq y \leq 1$, $0 \leq z \leq 1$) is provided between the semiconductor layer and the light-emitting layer, the thickness of the layer made of $Al_xGa_{1-x}As$ ($0 \leq x \leq 1$) is thinned so that the absorption of outgoing light can be reduced. Thus, emitted light having shorter-wavelength around 560 nm can be put out successfully.

In one embodiment of the present invention, the layer whose top surface is a roughened surface is made of $\text{Al}_x\text{Ga}_{1-x}\text{In}_y\text{N}_z\text{P}$ ($0 \leq y \leq 1$, $0 \leq z \leq 1$).

In this semiconductor light-emitting device, since the layer whose top surface is a roughened surface is made of $\text{Al}_y\text{Ga}_z\text{In}_{1-y-z}\text{P}$ ($0 \leq y \leq 1$, $0 \leq z \leq 1$), emitted light having shorter peak wavelengths around 560 nm is less absorbed and put out successfully.

In one embodiment of the present invention, the layer whose top surface is a roughened surface has a lattice constant different by 0.5% or more from that of the GaAs substrate.

In this semiconductor light-emitting device, the
layer of $Al_yGa_zIn_{1-y-z}P$ ($0 \leq y \leq 1$, $0 \leq z \leq 1$) whose top surface is to
be formed into roughened surface during the manufacture has
a lattice constant different by 0.5% or more from that of
5 the GaAs substrate. Based on the difference in lattice
constant, the wafer surface can be roughened only by a
sequence of crystal growth. Therefore, the step of
separately roughing the wafer surface after the crystal
growth can be eliminated, so that the manufacture can be
10 further simplified.

Also, there is provided a method for
manufacturing a semiconductor light-emitting device having
a DBR (Distributed Bragg Reflector) and a light-emitting
layer formed on a GaAs substrate, the DBR being located
15 between the GaAs substrate and the light-emitting layer, in
which light directed from the light-emitting layer toward a
top surface has a radiation angle dependence, the
semiconductor light-emitting device manufacturing method
comprising the steps of:

20 forming a semiconductor layer having a number of
layers of 1 or more on the light-emitting layer; and
thereafter roughing a wafer surface.

In this method for manufacturing a semiconductor
light-emitting device, after forming the semiconductor
25 layer having a number of layers of 1 or more on the light-

emitting layer, only the wafer surface is roughened and inner layers are not roughened. Therefore, light emitted from the light-emitting layer and going outside from the surface of the semiconductor light-emitting device is
5 scattered in multiple directions without lowering the reflectance of the DBR. Thus, the radiation angle dependence of emission wavelength of the semiconductor light-emitting device can be reduced.

In one embodiment of the present invention, the
10 step of roughing the wafer surface includes a step of forming a pattern for scattering light onto the wafer surface by photolithography and etching.

In this method for manufacturing a semiconductor light-emitting device, since the pattern for scattering light is formed on the wafer surface by photolithography and etching, a fine, high-precision pattern can be formed.
15

In one embodiment of the present invention, the step of roughing the wafer surface includes a step of abrasion the wafer surface.

In this method for manufacturing a semiconductor light-emitting device, since the wafer surface is roughened by abrasion, such a complex photolithography step as would be involved in the foregoing semiconductor light-emitting device manufacturing methods is eliminated. Therefore, the
20

semiconductor light-emitting device can be manufactured by a simpler method.

In one embodiment of the present invention, the step of forming the semiconductor layer having a number of layers of 1 or more on the light-emitting layer includes a step of forming a semiconductor layer including an $Al_yGa_zIn_{1-y-z}P$ ($0 \leq y \leq 1$, $0 \leq z \leq 1$) layer, and the step of roughing the wafer surface includes a step of boiling the wafer in hydrochloric acid.

In this method for manufacturing a semiconductor light-emitting device, since the wafer surface is roughened by boiling the wafer in hydrochloric acid, the step of sticking the wafer for its surface roughing to an additional substrate or sheet or the like for wafer holding as well as the step of cleaning the wafer can be eliminated. Therefore, the semiconductor light-emitting device manufacturing method can be further simplified.

Also, there is provided a method for manufacturing a semiconductor light-emitting device having a DBR (Distributed Bragg Reflector) and a light-emitting layer formed on a GaAs substrate, the DBR being located between the GaAs substrate and the light-emitting layer, in which light directed from the light-emitting layer toward a top surface has a radiation angle dependence, the

semiconductor light-emitting device manufacturing method comprising the steps of:

5 forming on the light-emitting layer a semiconductor layer having a number of layers of 1 or more including an $Al_yGa_zIn_{1-y-z}P$ ($0 \leq y \leq 1$, $0 \leq z \leq 1$) layer having a lattice constant different by 0.5% or more from the GaAs substrate, thereby roughing a wafer surface.

10 In this method for manufacturing a semiconductor light-emitting device, the surface of the semiconductor layer formed on one side of the light-emitting layer opposite to the side on which the GaAs substrate is provided is roughened due to the lattice constant difference. Therefore, since wafer surface can be roughened only by a sequence of crystal growth, the step of 15 separately roughing the wafer surface after the crystal growth can be eliminated, so that the manufacture method can be made further simpler than the foregoing manufacturing methods.

20 In one embodiment of the present invention, the step of forming on the light-emitting layer a semiconductor layer having a number of layers of 1 or more includes a step of forming on the light-emitting layer a semiconductor layer including an $Al_yGa_zIn_{1-y-z}P$ ($0 \leq y \leq 1$, $0 \leq z \leq 1$) layer and an $Al_xGa_{1-x}As$ ($0 \leq x \leq 1$) layer, and the step of roughing the wafer

04778045-020701

surface includes a step of treating with dilute hydrofluoric acid or dilute nitric acid.

In this method for manufacturing a semiconductor light-emitting device, the surface of the $\text{Al}_x\text{Ga}_{1-x}\text{As}$ ($0 \leq x \leq 1$) layer can be roughened more simply by treating (etching) with dilute hydrofluoric acid or dilute nitric acid. Besides, emitted light having shorter-wavelength around 560 nm can be put out successfully.

10 BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings which are given by way of illustration only, and thus are not limitative of the present invention, and wherein:

Figs. 1A and 1B are schematic views showing light scattering by the roughening of a wafer surface in comparison with a flat surface;

Figs. 2A and 2B are a plan view and its sectional view taken along the line 2B - 2B, respectively, of a semiconductor light-emitting device according to a first embodiment of this invention:

Fig. 3 is a sectional view showing manufacturing process of the semiconductor light-emitting device of the first embodiment:

Figs. 4A and 4B are a plan view and its sectional view taken along the line 4B - 4B, respectively, showing manufacturing process of the semiconductor light-emitting device of the first embodiment;

5 Fig. 5 is a chart showing radiation angle dependence of the peak wavelength of the semiconductor light-emitting device of the first embodiment;

10 Figs. 6A and 6B are a plan view and its sectional view taken along the line 6B - 6B, respectively, of a semiconductor light-emitting device according to a second embodiment of the invention;

Fig. 7 is a sectional view showing manufacturing process of the semiconductor light-emitting device of the second embodiment;

15 Fig. 8 is a sectional view showing manufacturing process of the semiconductor light-emitting device of the second embodiment;

20 Figs. 9A and 9B are a plan view and its sectional view taken along the line 9B - 9B, respectively, showing manufacturing process of the semiconductor light-emitting device of the second embodiment;

25 Figs. 10A and 10B a plan view and its sectional view taken along the line 10B - 10B, respectively, of a semiconductor light-emitting device according to a third embodiment of the invention;

00278055-00020201

Fig. 11 is a sectional view showing manufacturing process of a semiconductor light-emitting device according to a third embodiment;

5 Figs. 12A and 12B are a plan view and its sectional view taken along the line 12B - 12B, respectively, showing manufacturing process of the semiconductor light-emitting device of the third embodiment;

10 Figs. 13A and 13B are a plan view and its sectional view taken along the line 13B - 13B, respectively, showing manufacturing process of the semiconductor light-emitting device of the third embodiment;

15 Figs. 14A and 14B are a plan view and its sectional view taken along the line 14B - 14B, respectively, of a semiconductor light-emitting device according to a fourth embodiment of the invention;

20 Fig. 15 is a sectional view showing manufacturing process of the semiconductor light-emitting device of the fourth embodiment;

25 Figs. 16A and 16B are a plan view and its sectional view taken along the line 16B - 16B, respectively, showing manufacturing process of the semiconductor light-emitting device of the fourth embodiment;

Figs. 17A and 17B are a plan view and its
sectional view taken along the line 17B - 17B,
respectively, showing manufacturing process of the
semiconductor light-emitting device of the fourth
embodiment;

Fig. 18 is a view showing radiation angle
dependence of the peak wavelength of the semiconductor
light-emitting device of the fourth embodiment;

Figs. 19A and 19B are a plan view and its
sectional view taken along the line 19B - 19B,
respectively, of a semiconductor light-emitting device
according to a fifth embodiment of the invention;

Fig. 20 is a sectional view showing manufacturing
process of the semiconductor light-emitting device of the
fifth embodiment;

Figs. 21A and 21B are a plan view and a sectional
view taken along the line 21B - 21B, respectively, showing
manufacturing process of the semiconductor light-emitting
device of the fifth embodiment;

Figs. 22A and 22B are a plan view and a sectional
view taken along the line 22B - 22B, respectively, showing
manufacturing process of the semiconductor light-emitting
device of the fifth embodiment;

Figs. 23A and 23B are a plan view and a sectional
view taken along the line 23B - 23B, respectively, showing

007780045-0200701

manufacturing process of the semiconductor light-emitting device of the fifth embodiment;

5 Fig. 24 is a chart showing ripples that occur to an outgoing light spectrum due to an interference of emitted light and reflected light from the DBR in a semiconductor light-emitting device according to the prior art; and

10 Fig. 25 is a chart showing an outgoing light spectrum of the semiconductor light-emitting device according to the present invention.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Hereinbelow, the present invention is described in detail by way of embodiments thereof illustrated in the 15 accompanying drawings.

(Embodiment 1)

Figs. 2A and 2B are a plan view and its sectional view taken along the line 2B - 2B, respectively, of an AlGaInP based semiconductor light-emitting device which is 20 a first embodiment of the present invention. In Figs. 2A and 2B, reference numeral 1 denotes an n-type GaAs substrate, 2 denotes an n-type GaAs buffer layer, 3 denotes a DBR (Distributed Bragg Reflector) formed by stacking 20 pairs of layers of n-type $Al_{0.5}In_{0.5}P$ and n-type $(Al_{0.2}Ga_{0.8})_{0.5}In_{0.5}P$ alternately, 4 denotes a first cladding 25

layer made of n-type $\text{Al}_{0.5}\text{In}_{0.5}\text{P}$, 5 denotes a 80Å thick quantum well active layer formed with a GaInP well layer sandwiched by $(\text{Al}_{0.5}\text{Ga}_{0.5})_{0.5}\text{In}_{0.5}\text{P}$ barrier layers, 6 denotes a second cladding layer made of p-type $\text{Al}_{0.5}\text{In}_{0.5}\text{P}$, 7 denotes a current diffusion layer made of p-type $\text{Al}_{0.5}\text{Ga}_{0.5}\text{As}$, 8 denotes an etching stopping layer made of p-type $(\text{Al}_{0.2}\text{Ga}_{0.8})_{0.5}\text{In}_{0.5}\text{P}$, 9 denotes a light scattering layer made of p-type $\text{Al}_{0.5}\text{Ga}_{0.5}\text{As}$, 10 denotes a SiO_2 film, 11 denotes a p-type electrode, and 12 denotes an n-type electrode of the substrate rear surface.

Fig. 3 and Figs. 4A and 4B show manufacturing process of the semiconductor light-emitting device of Fig. 2, where Fig. 4B is a sectional view taken along the line 4B - 4B of Fig. 4A, which is a plan view.

In this semiconductor light-emitting device, as shown in Fig. 3, a 1 μm thick n-type GaAs buffer layer 2, a DBR 3 formed by stacking 20 pairs of layers of n-type $\text{Al}_{0.5}\text{In}_{0.5}\text{P}$ and n-type $(\text{Al}_{0.2}\text{Ga}_{0.8})_{0.5}\text{In}_{0.5}\text{P}$ alternately, a first cladding layer 4 made of n-type $\text{Al}_{0.5}\text{In}_{0.5}\text{P}$, a quantum well active layer 5, a second cladding layer 6 made of p-type $\text{Al}_{0.5}\text{In}_{0.5}\text{P}$, a 3 μm thick current diffusion layer 7 made of p-type $\text{Al}_{0.5}\text{Ga}_{0.5}\text{As}$, a 0.1 μm thick etching stopping layer 8 made of p-type $(\text{Al}_{0.2}\text{Ga}_{0.8})_{0.5}\text{In}_{0.5}\text{P}$, and a 3 μm thick light scattering layer made of p-type $\text{Al}_{0.5}\text{Ga}_{0.5}\text{As}$ are stacked one by one by MOCVD (Metal Organic Chemical Vapor Deposition)

process on an n-type GaAs substrate 1 having a surface whose normal line is inclined by 15° from (100) toward [011].

In this case, the DBR 3 formed of alternately stacked 20 pairs of layers of n-type $Al_{0.5}In_{0.5}P$ and n-type $(Al_{0.2}Ga_{0.8})_{0.5}In_{0.5}P$ is so made that the reflection spectrum is centered at 650 nm. Also, the light-emission peak wavelength of the quantum well active layer 5 is 650 nm as well.

Next, as shown in Fig. 4B, a SiO_2 film 10 is formed on the wafer surface by CVD process, and a 70 μm -dia. circular-shaped current path as shown in Fig. 4A is formed by photolithography and etching with dilute HF.

Thereafter, as shown in Fig. 2, $AuZn/Mo/Au$ is sputtered on the p-type $Al_{0.5}Ga_{0.5}As$ light scattering layer 9 and the SiO_2 film 10, and a surface electrode is formed by patterning with photolithography and then subjected to heat treatment, by which a p-type electrode 11 is obtained.

Further, on the surface of the p-type $Al_{0.5}Ga_{0.5}As$ light scattering layer 9 within the 70 μm -dia. circular-shaped current path where the p-type electrode 11 is not formed, is formed a 5 μm -pitch grating pattern by photolithography and with a sulfuric acid/hydrogen peroxide based etchant. In doing this, the etching is done up to the p-type $(Al_{0.2}Ga_{0.8})_{0.5}In_{0.5}P$ etching stopping layer 8, by

which the depth of the grating pattern is controlled. Finally, the rear surface of the GaAs substrate 1 is abraded to about 280 μm , and AuGe/Au is deposited on this abraded surface and then subjected to heat treatment, by 5 which an n-type electrode 12 is formed.

Fig. 5 shows results of measuring light-emission peak wavelength with varied radiation angles on the surface-roughened semiconductor light-emitting device of the first embodiment and a surface-unroughened 10 semiconductor light-emitting device of the prior art. In the semiconductor light-emitting device of the first embodiment, the p-type $\text{Al}_{0.5}\text{Ga}_{0.5}\text{As}$ light scattering layer 9, which is provided with a 5 μm -pitch grating pattern at the surface, is smaller in radiation angle dependence of 15 emission wavelength shown by circle marks, compared with the unroughened semiconductor light-emitting device of the prior art shown by triangle marks in the figure.

The DBR 3, which is a multilayer reflection film, has a total film thickness of about 2 μm . Such a level of 20 thickness does not yield warps of the substrate or occurrences of dark lines due to thermal expansion differences from the GaAs substrate 1. Also, stacking 20 pairs of layers in the DBR 3 allows as high a reflectance as about 90% to be realized.

05228250 102320

When this semiconductor light-emitting device was subjected to a 50 mA conduction test at a temperature of 80°C and a humidity of 85%, the semiconductor light-emitting device showed a 90% optical output after a 1000-hour elapse, compared with the initial one. Also, the semiconductor light-emitting device, which is high in both internal quantum efficiency and external output efficiency because of its current constriction structure, showed as high a value of initial optical output as 1.6 mW at 20 mA.

5 (Embodiment 2)

Figs. 6A and 6B are a plan view and a sectional view taken along the line 6B - 6B, respectively, of an AlGaInP based semiconductor light-emitting device which is a second embodiment of the invention. In Figs. 6A and 6B, reference numeral 21 denotes an n-type GaAs substrate, 22 denotes an n-type GaAs buffer layer, 23 denotes a DBR formed by stacking 30 pairs of layers of n-type AlAs and n-type $Al_{0.5}Ga_{0.5}As$ alternately, 24 denotes a first cladding layer made of n-type $Al_{0.5}In_{0.5}P$, 25 denotes a quantum well active layer formed with $(Al_{0.5}Ga_{0.5})_{0.5}In_{0.5}P$ barrier layers provided between two quantum well layers made of 80Å thick GaInP and on both sides, 26 denotes a second cladding layer made of p-type $Al_{0.5}In_{0.5}P$, 27 denotes a current diffusion layer made of p-type $Al_{0.5}Ga_{0.5}As$, 28 denotes a p-type

10
15
20

09778005-020701

electrode, and 29 denotes an n-type electrode of the substrate rear surface.

Fig. 7, Fig. 8 and Figs. 9A and 9B show manufacturing process of the semiconductor light-emitting device of Fig. 6, where Fig. 9B is a sectional view taken along the line 9B - 9B of Fig. 9A, which is a plan view.

In this semiconductor light-emitting device, as shown in Fig. 7, a 1 μm thick n-type GaAs buffer layer 22, a DBR 23 formed by stacking 30 pairs of layers of n-type AlAs and n-type $\text{Al}_{0.5}\text{Ga}_{0.5}\text{As}$ alternately, a first cladding layer 24 made of n-type $\text{Al}_{0.5}\text{In}_{0.5}\text{P}$, a quantum well active layer 25, a second cladding layer 26 made of p-type $\text{Al}_{0.5}\text{In}_{0.5}\text{P}$, and a 10 μm thick current diffusion layer 27 made of p-type $\text{Al}_{0.5}\text{Ga}_{0.5}\text{As}$ are stacked one by one by MOCVD process on an n-type GaAs substrate 21 having a surface whose normal line is inclined by 15° from (100) toward [011].

In this case, the DBR 23 formed of alternately stacked 30 pairs of layers of n-type AlAs and n-type $\text{Al}_{0.5}\text{Ga}_{0.5}\text{As}$ is so made that the reflection spectrum is centered at 650 nm. Also, the light-emission peak wavelength of the quantum well active layer 25 is 650 nm as well.

Next, as shown in Fig. 8, the surface of the 10 μm thick current diffusion layer 27 made of p-type

$\text{Al}_{0.5}\text{Ga}_{0.5}\text{As}$ is abraded by a few μm into a roughened surface so that outgoing light is scattered.

Further, as shown in Fig. 9B, $\text{AuZn}/\text{Mo}/\text{Au}$ is sputtered on the p-type $\text{Al}_{0.5}\text{Ga}_{0.5}\text{As}$ current diffusion layer 5 27, and a circular-shaped surface electrode protruding at the center is formed by patterning with photolithography and then subjected to heat treatment, by which a p-type electrode 28 is obtained.

Finally, as shown in Fig. 6B, the rear surface of 10 the GaAs substrate 21 is abraded to about 280 μm , and AuGe/Au is deposited on this abraded surface and then subjected to heat treatment, by which an n-type electrode 29 is formed.

In the semiconductor light-emitting device of the 15 second embodiment obtained in this way, in which the wafer surface is roughened by abrasion, the complex photolithography step, which has been necessary for the roughing in the first embodiment, becomes unnecessary, so that the process can be simplified. The radiation angle dependence of emission wavelength of this semiconductor 20 light-emitting device is small enough, as has been described with the first embodiment in Fig. 5. Also, since the DBR 23, which is a multilayer reflection film, is formed of alternately stacked 30 pairs of layers of n-type 25 AlAs and n-type $\text{Al}_{0.5}\text{Ga}_{0.5}\text{As}$, a reflectance of 99% can be

realized. Since the DBR 3 of the first embodiment is made of AlGaInP based material, largely differing in coefficient of thermal expansion from the substrate 1 made of GaAs, stacking 30 pairs of layers would make dislocation in 5 crystals more likely to occur, leading to such defaults as dark lines and substrate warps. On the other hand, the DBR 23 of the second embodiment is made of AlGaAs based material, which has a coefficient of thermal expansion close to that of the GaAs substrate 21, thus free from 10 occurrence of such problems as dark lines and substrate warps.

Also with the semiconductor light-emitting device of the second embodiment, when a 50 mA conduction test was performed at a temperature of 80°C and a humidity of 85% as 15 in the first embodiment, a result of a 90% optical output after a 1000-hour elapse, compared with the initial one, was obtained. Also, the semiconductor light-emitting device showed an initial optical output of 1.0 mW at 20 mA, which can be said an enough high value, taking into 20 consideration that the second embodiment is not of a current constriction structure so that the light takeout efficiency lowers by about 40%, compared with the first embodiment.

(Embodiment 3)

09278004 020704

5 Figs. 10A and 10B are a plan view and a sectional view taken along the line 10B - 10B, respectively, of an AlGaInP based semiconductor light-emitting device which is a third embodiment of the invention. In Figs. 10A and 10B,
10 reference numeral 41 denotes an n-type GaAs substrate, 42 denotes an n-type GaAs buffer layer, 43 denotes a DBR formed by stacking 70 pairs of layers of n-type AlAs and n-type $Al_{0.7}Ga_{0.3}As$ alternately, 44 denotes a first cladding layer made of n-type $Al_{0.5}In_{0.5}P$, 45 denotes a quantum well active layer formed with $(Al_{0.5}Ga_{0.5})_{0.5}In_{0.5}P$ barrier layers provided between four quantum well layers made of 80Å thick $(Al_{0.3}Ga_{0.7})_{0.5}In_{0.5}P$ and on both sides, 46 denotes a second cladding layer made of p-type $Al_{0.5}In_{0.5}P$, 47 denotes an intermediate layer made of p-type AlGaInP, 48 denotes a first current diffusion layer made of p-type AlGaInP, 49 denotes a current constriction layer made of n-type AlGaInP, 51 denotes a second current diffusion layer made of p-type AlGaInP, 52 denotes a p-type electrode, and 53 denotes an n-type electrode of the substrate rear surface.

20 Fig. 11, Figs. 12A and 12B, and Figs. 13A and 13B show manufacturing process of the semiconductor light-emitting device of Fig. 10, where Figs. 12B and 13B are sectional views taken along the lines 12B - 12B and 13B - 13B of Figs. 12A and 13A, respectively, which are plan views.
25

In this semiconductor light-emitting device, as shown in Fig. 11, a 1 μm thick n-type GaAs buffer layer 42, a DBR 43 formed by stacking 70 pairs of layers of n-type AlAs and n-type $\text{Al}_{0.7}\text{Ga}_{0.3}\text{As}$ alternately, a first cladding 5 layer 44 made of n-type $\text{Al}_{0.5}\text{In}_{0.5}\text{P}$, a quantum well active layer 45, a second cladding layer 46 made of p-type $\text{Al}_{0.5}\text{In}_{0.5}\text{P}$, a 0.15 μm thick intermediate layer 47 made of p-type AlGaInP, a 1 μm thick first current diffusion layer 48 made of p-type AlGaInP, a 0.3 μm thick current constriction 10 layer 49 made of n-type AlGaInP, and a 0.01 μm thick cap layer 50 made of n-type GaAs are stacked one by one by MOCVD process on an n-type GaAs substrate 41 having a surface whose normal line is inclined by 15° from (100) toward [011].

15 In this case, the DBR 43 formed of alternately stacked 70 pairs of layers of n-type AlAs and n-type $\text{Al}_{0.7}\text{Ga}_{0.3}\text{As}$ is so made that the reflection spectrum is centered at 570 nm. Also, the light-emission peak wavelength of the quantum well active layer 45 is 570 nm as 20 well.

Next, the n-type GaAs cap layer 50 is removed with a sulfuric acid/hydrogen peroxide based etchant. Thereafter, as shown in Figs. 12A and 12B, the current constriction layer 49 of n-type AlGaInP is etched up to the 25 first current diffusion layer 48 of p-type AlGaInP by

photolithography and with a sulfuric acid/hydrogen peroxide based etchant, by which a 70 μm -dia. circular-shaped current path is formed.

After that, as shown in Fig. 13, a 7 μm thick second current diffusion layer 51 of p-type AlGaInP is re-grown on the current constriction layer 49 of n-type AlGaInP and the first current diffusion layer 48 of p-type AlGaInP.

Further, as shown in Fig. 10B, AuBe/Au is deposited on the second current diffusion layer 51 of p-type AlGaInP, and a surface electrode as shown Fig. 10A is formed by photolithography and by etching with a Au etchant and then subjected to heat treatment, by which a p-type electrode 52 is obtained.

Subsequently, the wafer is boiled in 65 - 70°C hydrochloric acid, by which surface portion of the p-type AlGaInP second current diffusion layer 51 which is not covered with the p-type electrode 52 is roughened. Finally, the rear surface of the GaAs substrate 41 is abraded to about 280 μm , and AuGe/Au is deposited on this abraded surface and then subjected to heat treatment, by which an n-type electrode 53 is formed.

In the semiconductor light-emitting device of the third embodiment obtained in this way, in which the surface is roughened by boiling the wafer in hydrochloric acid, the

09278055 020704

steps of sticking a wafer or sheet to another wafer or the like, abrasion and thereafter taking out and cleaning the wafer or sheet, which have been necessary in the second embodiment, become unnecessary, so that the process can be simplified. The radiation angle dependence of emission wavelength of this semiconductor light-emitting device is small enough, as in the foregoing first and second embodiments. Also, since the DBR 43 is formed of stacked 70 pairs of layers, a reflectance of 99% can be realized. Since the DBR 43 of the third embodiment is made of AlGaAs based material, which has a coefficient of thermal expansion close to that of the GaAs substrate 41, thus free from occurrence of such problems as dark lines and substrate warps even if the DBR 43 has a total thickness of about 7 μm , further thicker than the first embodiment.

Also with the semiconductor light-emitting device of the third embodiment, when a 50 mA conduction test was performed at a temperature of 80°C and a humidity of 85% as in the first and second embodiments, a result of a 105% optical output after a 1000-hour elapse, compared with the initial one, was obtained. Also, as can be understood from a comparison between Fig. 10A and Fig. 2A, since the branched electrode on the light emitting part is reduced in area so as to be smaller than that of the first embodiment, the semiconductor light-emitting device showed an initial

optical output of 0.4 mW, which is high enough for a light-emitting diode having an emission wavelength of 570 nm and which is an about 10% improvement in light takeout efficiency.

5 (Embodiment 4)

Figs. 14A and 14B are a plan view and a sectional view taken along the line 14B - 14B, respectively, of an AlGaInP based semiconductor light-emitting device which is a fourth embodiment of the invention. In Figs. 14A and 10 14B, reference numeral 61 denotes an n-type GaAs substrate, 62 denotes an n-type GaAs buffer layer, 63 denotes a DBR formed by stacking 30 pairs of layers of n-type AlAs and n-type $Al_{0.5}Ga_{0.5}As$ alternately, 64 denotes a first cladding layer made of n-type $Al_{0.5}In_{0.5}P$, 65 denotes a quantum well active layer formed with a 80Å thick GaInP well layer sandwiched by $(Al_{0.5}Ga_{0.5})_{0.5}In_{0.5}P$ barrier layers, 66 denotes a second cladding layer made of p-type $Al_{0.5}In_{0.5}P$, 67 denotes an intermediate layer made of p-type AlGaInP, 68 denotes a first current diffusion layer made of p-type AlGaInP, 69 15 denotes a current constriction layer made of n-type AlGaInP, 71 denotes a second current diffusion layer made of p-type AlGaInP, 72 denotes a p-type electrode, and 73 denotes an n-type electrode of the substrate rear surface.

Fig. 15, Figs. 16A and 16B, and Figs. 17A and 17B 25 show manufacturing process of the semiconductor light-

emitting device of Fig. 14, where Figs. 16B and 17B are sectional views taken along the lines 16B - 16B and 17B - 17B of Figs. 16A and 17A, respectively, which are plan views.

5 In this semiconductor light-emitting device, as shown in Fig. 15, a 1 μm thick n-type GaAs buffer layer 62, a DBR 63 formed by stacking 30 pairs of layers of n-type AlAs and n-type $\text{Al}_{0.5}\text{Ga}_{0.5}\text{As}$ alternately, a first cladding layer 64 made of n-type $\text{Al}_{0.5}\text{In}_{0.5}\text{P}$, a quantum well active layer 65, a second cladding layer 66 made of p-type $\text{Al}_{0.5}\text{In}_{0.5}\text{P}$, a 0.15 μm thick intermediate layer 67 made of p-type AlGaInP, a 1 μm thick first current diffusion layer 68 made of p-type $\text{Al}_{0.01}\text{Ga}_{0.99}\text{In}_{0.01}\text{P}$, a 0.3 μm thick current constriction layer 69 made of n-type $\text{Al}_{0.01}\text{Ga}_{0.98}\text{In}_{0.01}\text{P}$, and a 10 0.01 μm thick cap layer 70 made of n-type GaAs are stacked one by one by MOCVD process on an n-type GaAs substrate 61 having a surface whose normal line is inclined by 15° from 15 (100) toward [011].

20 In this case, the DBR 63 formed of alternately stacked 30 pairs of layers of n-type AlAs and n-type $\text{Al}_{0.5}\text{Ga}_{0.5}\text{As}$ is so made that the reflection spectrum is centered at 650 nm. Also, the light-emission peak wavelength of the quantum well active layer 65 is 650 nm as well.

Next, the n-type GaAs cap layer 70 is removed with a sulfuric acid/hydrogen peroxide based etchant. Thereafter, as shown in Figs. 16A and 16B, the current constriction layer 69 of n-type $\text{Al}_{0.01}\text{Ga}_{0.98}\text{In}_{0.01}\text{P}$ is etched up 5 to the first current diffusion layer 68 of p-type $\text{Al}_{0.01}\text{Ga}_{0.98}\text{In}_{0.01}\text{P}$ by photolithography and with a sulfuric acid/hydrogen peroxide based etchant, by which a 70 μm -dia. circular-shaped current path is formed.

After that, as shown in Fig. 17B, a 7 μm thick 10 second current diffusion layer 71 of p-type $\text{Al}_{0.01}\text{Ga}_{0.98}\text{In}_{0.01}\text{P}$ is re-grown on the current constriction layer 69 of n-type $\text{Al}_{0.01}\text{Ga}_{0.98}\text{In}_{0.01}\text{P}$ and the first current diffusion layer 68 of p-type $\text{Al}_{0.01}\text{Ga}_{0.98}\text{In}_{0.01}\text{P}$. At this stage, since the $\text{Al}_{0.01}\text{Ga}_{0.98}\text{In}_{0.01}\text{P}$ layers 68, 69 and 71 having a lattice 15 constant about 3.6% smaller than that of the GaAs substrate 61 have been formed to a total thickness of about 8 μm on the p-type AlGaInP intermediate layer 67, the wafer surface, i.e., the surface of the second current diffusion layer 71 of p-type $\text{Al}_{0.01}\text{Ga}_{0.98}\text{In}_{0.01}\text{P}$ becomes a roughened 20 surface depending on the difference in lattice constant.

Further, as shown in Fig. 14B, AuBe/Au is deposited on the second current diffusion layer 71 of p-type $\text{Al}_{0.01}\text{Ga}_{0.98}\text{In}_{0.01}\text{P}$, and a surface electrode as shown Fig. 14A is formed by photolithography and by etching with a Au

etchant and then subjected to heat treatment, by which a p-type electrode 72 is obtained.

Finally, the rear surface of the GaAs substrate 61 is abraded to about 280 μm , and AuGe/Au is deposited on this abraded surface and then subjected to heat treatment, by which an n-type electrode 73 is formed.

In the semiconductor light-emitting device of the fourth embodiment obtained in this way, the three semiconductor layers 68, 69 and 71 including $\text{Al}_y\text{Ga}_z\text{In}_{1-y-z}\text{P}$ ($0 \leq y \leq 1$, $0 \leq z \leq 1$) layers that are different in lattice constant by 0.5% or more from the GaAs substrate 61 are formed above the quantum well active layer 65, which is the light-emitting layer, and the surface is roughened. Therefore, the separate step of roughing the wafer surface after the crystal growth, which has been necessary in the first to third embodiments, becomes unnecessary, so that the process can be simplified.

Also with the semiconductor light-emitting device of the fourth embodiment, as in the first to third embodiments, when a 50 mA conduction test was performed at a temperature of 80°C and a humidity of 85%, a result of a 90% optical output after a 1000-hour elapse, compared with the initial one, was obtained. Also, the semiconductor light-emitting device showed an initial optical output of 1.7 mW, which is enough high value at 20 mA.

Fig. 18 shows measurement results of the radiation angle dependence of light-emission peak wavelength with respect to the semiconductor light-emitting device of the fourth embodiment, being a chart similar to Fig. 5. In the semiconductor light-emitting device of the fourth embodiment, since the level of roughing of the wafer surface depending on the lattice constant difference is smaller than those of the other embodiments, the radiation angle dependence of emission wavelength, although remarkably better as shown by circular marks in the chart than without roughing shown by triangular marks in the chart, is slightly sloped and larger than in the other embodiments.

(Embodiment 5)

15 Figs. 19A and 19B are a plan view and a sectional view taken along the line 19B - 19B, respectively, of an AlGaInP based semiconductor light-emitting device which is a fifth embodiment of the invention. In Figs. 19A and 19B, reference numeral 81 denotes an n-type GaAs substrate, 82 20 denotes an n-type GaAs buffer layer, 83 denotes a DBR formed by stacking 30 pairs of layers of n-type AlAs and n-type $Al_{0.5}Ga_{0.5}As$ alternately, 84 denotes a first cladding layer made of n-type $Al_{0.5}In_{0.5}P$, 85 denotes a quantum well active layer formed with $(Al_{0.5}Ga_{0.5})_{0.5}In_{0.5}P$ barrier layers 25 provided between two well layers made of 80Å thick GaInP

and on both sides, 86 denotes a second cladding layer made of p-type $\text{Al}_{0.5}\text{In}_{0.5}\text{P}$, 87 denotes an intermediate layer made of p-type AlGaInP , 88 denotes a first current diffusion layer made of p-type AlGaInP , 89 denotes a current constriction layer made of n-type AlGaInP , 91 denotes a second current diffusion layer made of p-type AlGaInP , 92 denotes a light scattering layer made of $\text{Al}_{0.6}\text{Ga}_{0.4}\text{As}$, 94 denotes a p-type electrode, and 95 denotes an n-type electrode.

Fig. 20, Figs. 21A and 21B, Figs. 22A and 22B and Figs. 23A and 23B show manufacturing process of the semiconductor light-emitting device of Fig. 19, where Figs. 21B, 22B and 23B are sectional views taken along the lines 21B - 21B, 22B - 22B and 23B - 23B of Figs. 21A, 22A and 23A, respectively, which are plan views.

In this semiconductor light-emitting device, as shown in Fig. 20, a 1 μm thick n-type GaAs buffer layer 82, a DBR 83 formed by stacking 30 pairs of layers of n-type AlAs and n-type $\text{Al}_{0.5}\text{Ga}_{0.5}\text{As}$ alternately, a first cladding layer 84 made of n-type $\text{Al}_{0.5}\text{In}_{0.5}\text{P}$, a quantum well active layer 85, a second cladding layer 86 made of p-type $\text{Al}_{0.5}\text{In}_{0.5}\text{P}$, a 0.15 μm thick intermediate layer 87 made of p-type AlGaInP , a 1 μm thick first current diffusion layer 88 made of p-type AlGaInP , a 0.3 μm thick current constriction layer 89 made of n-type AlGaInP , and a 0.01 μm thick cap

layer 90 made of n-type GaAs are stacked one by one by MOCVD process on an n-type GaAs substrate 81 having a surface whose normal line is inclined by 15° from (100) toward [011].

5 In this case, the DBR 83 formed of alternately stacked 30 pairs of layers of n-type AlAs and n-type $Al_{0.5}Ga_{0.5}As$ is so made that the reflection spectrum is centered at 650 nm. Also, the light-emission peak wavelength of the quantum well active layer 85 is 650 nm as
10 well.

15 Next, the n-type GaAs cap layer 90 is removed with a sulfuric acid/hydrogen peroxide based etchant. Thereafter, as shown in Fig. 21, center portion of the current constriction layer 89 of n-type AlGaInP is etched up to the first current diffusion layer 88 of p-type AlGaInP by photolithography and with a sulfuric acid/hydrogen peroxide based etchant, by which a 70 μm -dia. circular-shaped current path is formed.

20 After that, as shown in Fig. 22B, a 7 μm thick second current diffusion layer 91 of p-type AlGaInP, a 3 μm thick light scattering layer 92 of p-type $Al_{0.6}Ga_{0.4}As$ and a 0.1 μm thick cap layer 93 of p-type GaAs are re-grown one by one on the current constriction layer 89 of n-type AlGaInP and the first current diffusion layer 88 of p-type
25 AlGaInP.

092780055-102014

Further, as shown in Figs. 23A and 23B, the light scattering layer 92 of p-type $Al_{0.8}Ga_{0.4}As$ and the cap layer 93 of p-type GaAs are patterned so that they are left at a 100 μm -dia. size on the 70 μm -dia. current path.

5 After that, AuBe/Mo/Au is deposited overall so as to cover the cap layer 93 of p-type GaAs and the second current diffusion layer 91 of p-type AlGaInP, and then the AuBe/Mo/Au is etched by photolithography and by etching with a Au etchant and a Mo etchant so that the p-type GaAs 10 cap layer 93 is exposed. Subsequently, the p-type GaAs cap layer 93 is removed with a sulfuric acid/hydrogen peroxide based etchant as shown in Fig. 19B, and the surface of the exposed p-type $Al_{0.8}Ga_{0.4}As$ light scattering layer 92 is treated with dilute hydrofluoric acid so as to be roughened 15 at the surface, and further subjected to heat treatment, by which a p-type electrode 94 is formed on the peripheral portion.

Finally, the rear surface of the GaAs substrate is abraded to about 280 μm , and AuGe/Au is deposited on 20 this abraded surface and then subjected to heat treatment, by which an n-type electrode 95 is formed.

In the semiconductor light-emitting device of the fifth embodiment obtained in this way, since the light scattering layer 92 overlaid on the second current diffusion layer 91 is roughened, the photolithography step 25

097780785 - 020781

for patterning into a circular shape shown in Fig. 23 becomes necessary additionally, as compared with the third embodiment (see Fig. 10), in which the second current diffusion layer 51 is directly roughened. On the other 5 hand, in the semiconductor light-emitting device of the fifth embodiment, since AuBe/Mo/Au including Mo is used as barrier metals as the material of the p-type electrode 94 on the light takeout side, the operating voltage can be lowered, compared with the third embodiment. This is 10 because, in the third embodiment, since the surface roughing is done by boiling in hydrochloric acid due to the need for using AuBe/Au without barrier metals for the p-type electrode 52, the operating voltage is higher by about 0.1 V, compared with the fifth embodiment including barrier 15 metals. Also, in the third embodiment including no barrier metals, Ga included in the lower-layer is diffused into the electrode surface, deteriorating the bondability and lowering the yield. However, such problems do not occur in the fifth embodiment.

20 On the other hand, the semiconductor light-emitting device of the fifth embodiment has a small radiation angle dependence of emission wavelength, as in the first embodiment described in Fig. 5. Also, since the DBR (Distributed Bragg Reflector) 83 is given by a stack of 25 30 pairs of AlGaAs based layers made of n-type AlAs and n-

type $\text{Al}_{0.5}\text{Ga}_{0.5}\text{As}$, a reflectance of 99% can be achieved and, besides, dislocation in crystals or dark lines and substrate warps are less likely to occur even with the stack of 30 pairs of layers, as compared with the first 5 embodiment using the AlGaInP based DBR 3 having a larger difference in coefficient of thermal expansion from the GaAs substrate.

With this semiconductor light-emitting device, when a 50 mA conduction test was performed at a temperature 10 of 80°C and a humidity of 85%, a result of a 90% optical output after a 1000-hour elapse, compared with the initial one, and an initial optical output of 1.7 mW at 20 mA were obtained. Further, the operating voltage at 20 mA was 2.2 V, showing that a voltage reduction of 0.1 V was able to be 15 obtained, as compared with the operating voltage of 2.3 V at 20 mA and an emission wavelength of 650 nm in the third embodiment.

In this embodiment, the Al mixed crystal ratio of the AlGaAs light scattering layer 92 has been set to 0.6, 20 taking into consideration that emitted light is absorbed. However, if the light scattering layer is transparent to the emission wavelength, the Al mixed crystal ratio may be set to less than 0.6. It is noted that the mixed crystal ratio is desirably not less than 0.5 from the viewpoint of 25 maintaining the controllability in the surface roughing

0107020804050701

step, and not more than 0.8 from the viewpoint of maintaining the moisture resistance.

In this embodiment, dilute hydrofluoric acid has been used to roughen the surface of the light scattering layer 92. However, instead of this, dilute nitric acid may be used.

Further, the AlGaAs light scattering layer 92, although having been given as p type in this embodiment, may also be given as undoped or n type as far as the 10 surface is a rough surface and scatters light.

The invention being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such 15 modifications as would be obvious to one skilled in the art are intended to be included within the scope of the following claims.